



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

1

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
.09/679,461	10/04/2000	Richard J. Ely	2494/103	5412
34845 7:	590 04/08/2004		EXAMINER	
STEUBING AND MCGUINESS & MANARAS LLP			LI, ZHUO H	
125 NAGOG P ACTON, MA			ART UNIT PAPER NUMBER	
7107011, 1111	01.20		2186	17
			DATE MAILED: 04/08/2004	)04

Please find below and/or attached an Office communication concerning this application or proceeding.

	_		BRY		
	Application N	Applicant(s)	•		
	09/679,461	ELY ET AL.			
Office Action Summary	Examiner	Art Unit			
	Zhuo H Li	2186			
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet	with the correspondence address	ss		
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may reply within the statutory minimum of od will apply and will expire SIX (6) N tute, cause the application to become	y a reply be timely filed thirty (30) days will be considered timely. MONTHS from the mailing date of this commit ABANDONED (35 U.S.C. § 133).	unication.		
Status					
<ul> <li>1) Responsive to communication(s) filed on 26</li> <li>2a) This action is FINAL.</li> <li>2b) T</li> <li>3) Since this application is in condition for allow closed in accordance with the practice under</li> </ul>	his action is non-final. wance except for formal m		erits is		
Disposition of Claims					
4) Claim(s) 1-48 is/are pending in the applicating 4a) Of the above claim(s) is/are without 5) Claim(s) is/are allowed.  6) Claim(s) 1-48 is/are rejected.  7) Claim(s) is/are objected to.  8) Claim(s) are subject to restriction and comparison.	Irawn from consideration.  d/or election requirement.				
9) The specification is objected to by the Examiner.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corr	'	•	I.121(d).		
11) The oath or declaration is objected to by the					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bur * See the attached detailed Office action for a light section.	ents have been received. ents have been received i riority documents have be eau (PCT Rule 17.2(a)).	n Application No een received in this National Sta	ge		
Attachment(s)					
1) Notice of References Cited (PTO-892)	4) Intervie	ew Summary (PTO-413)			
<ol> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date</li> </ol>		No(s)/Mail Date of Informal Patent Application (PTO-15	2)		

Art Unit: 2186

#### **DETAILED ACTION**

## Response to Arguments

This Office action is in response to the amendment filed on January 26, 2004 (Paper No.
 16).

## Claim Objections

2. Claims 32 is objected to because of the following informalities:

Claim 32, line 11, "application in accordance with the a protocol of each" should be -- application in accordance with a protocol of each--.

Appropriate correction is required.

#### Claim Rejections - 35 USC § 102

- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
  - (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the

Art Unit: 2186

reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. Claims 1, 4-5, 15, 17, 20-21, 31-33, 36-37 and 47 are rejected under 35 U.S.C. 102(e) as being anticipated by Fradette (US PAT. 6,606,698).

Regarding claim 1, Fradette discloses a memory interface device (10, figure 2), i.e., data storage managing apparatus, for interfacing a number of host applications (30, figure 2) to a memory device (20, figure 2) and (col. 3 lines 7-41), the memory interface device comprising a host interface (120, figure 4) for interfacing with number of host applications (col. 3 line 49 through col. 4 line 12 and col. 6 lines 27-51), a memory interface (180, figure 6) for interfacing with the memory device wherein one or more of the host applications and the memory device operate in response to different protocols (col. 7 line 61 through col. 8 line 5), a number of contexts (124, figure 4) operably coupled to the host interface for receiving memory access requests from the number of host applications and providing result/status information to the number of host applications (col. 4 lines 18-30 and col. 7 lines 5-17), control logic (60, figure 3) operably coupled to obtain memory access requests from the number of host applications in a protocol associated with the corresponding host interface, translated the memory access requests into memory access requests in accordance with a protocol of the memory device, interact with the memory device over the memory interface for servicing the memory access requests on behalf of the number of host applications (col. 3 line 45 through col. 4 line 30 and col. 5 line 62 through col. 7 line 28), and provide the result/status information to the number of host applications via the number of contexts in accordance with the protocol associated with each of the number of host applications (col. 9 line 28 through col. 10 line 3).

Art Unit: 2186

Regarding claim 4, Fradette discloses the number of contexts comprise a number of context registers sets (126, figure 4) and (col. 4 lines 18-30 and col. 7 lines 5-17).

Regarding claim 5, Fradette discloses each context register set corresponds to one and only one of the number of host applications, i.e., each memory region (126, figure 4) in memory map (124, figure 4) is assigned to a separate interface module (120, figure 4) which corresponding to each host applications (col. col. 4 lines 18-30 and col. 7 lines 5-17).

Regarding claim 15, Fradette discloses the memory interface device as programmed programmable logic device (10, figure 3 and col. 3 lines 21-30).

Regarding claim 17, the limitations of the claim are rejected as the same reasons set forth in claim 1.

Regarding claim 20, the limitations of the claim are rejected as the same reasons set forth in claim 4.

Regarding claim 21, the limitations of the claim are rejected as the same reasons set forth in claim 5.

Regarding claim 31, the limitations of the claim are rejected as the same reasons set forth in claim 15.

Regarding claim 32, Fradette discloses an apparatus comprising a number of host applications (30, figure 2), i.e., clients, or (50, figure 3), i.e. hosts (col. 3 lines 7-20 and col. 7 lines 18-28), a memory device (20, figure 1) wherein one or more of the host applications and the memory device have operated using different protocols (col. 2 lines 7-41), and a memory interface device (10, figure 2), i.e., data storage managing apparatus, interposed between the host applications and the memory device (figure 2) and operably coupled to receive memory access

Application/Control Number: 09/679,461 Page 5

Art Unit: 2186

requests from the number of host applications (col. 2 lines 7-41), translate the memory access requests into requests in accordance with a protocol of the memory device, interact with the memory device on behalf of the number of host applications for servicing the memory access requests (col. 3 line 45 through col. 4 line 30 and col. 5 line 62 through col. 6 line 19), and provide result/status information to the host applications in accordance with a protocol of each of the number of host applications (col. 9 line 28 through col. 10 line 3).

Regarding claim 33, the limitations of the claim are rejected as the same reasons set forth in claim 1.

Regarding claim 36, the limitations of the claim are rejected as the same reasons set forth in claim 4.

Regarding claim 37, the limitations of the claim are rejected as the same reasons set forth in claim 5.

Regarding claim 47, the limitations of the claim are rejected as the same reasons set forth in claim 15.

#### Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2186

6. Claims 2, 16, 18, 34 and 48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fradette (US PAT. 6,606,698) in view of Wentka et al. (US PAT. 5,968,114 hereinafter Wentka).

Regarding claim 2, Fradette differs from the claimed invention in not specifically teaches the number of host applications comprises a number of packet processing contexts of a packet processor, and wherein the host interface conforms to a packet processor interface. However, Wentka teaches the processing elements (12, figure 1), comprises 32 separate processing elements 30 and 3 input/output processors (figure 5 lines 65-67), processor interface 50 conforms to a packet processor interface (figure 2, and col. 4 lines 1-6). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the computer system of Fradette in having the host applications comprises a number of packet processing contexts of a packet processor, and wherein the host interface conforms to a packet processor interface, as per teaching of Wentka because it provides to communicate data with the CPU's or processors utilizing the time division multiplexing.

Regarding claim 16, Wentka teaches the memory interface device as an application specific integrated circuit (col. 10 lines 23-28).

Regarding claim 18, the limitations of the claim are rejected as the same reasons set forth in claim 2.

Regarding claim 34, the limitations of the claim are rejected as the same reasons set forth in claim 2.

Regarding claim 48, the limitations of the claim are rejected as the same reasons set forth in claim 16.

Art Unit: 2186

7. Claims 3, 19 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fradette (US PAT. 6,606,698) in view of Bauman et al (US PAT. 5,875,472 hereinafter Bauman).

Regarding claim 3, Fradette differs from the claimed invention in not specifically teaches the memory device comprises a content-addressable memory, and wherein the memory interface conforms to a content-addressable memory. However, Bauman teaches in a multiple processing system comprising a memory interface device (28, figure 2A) for interfacing a number of host applications (31,33,35 and 37, figure 2A) to a memory device (54, figure 2A), the memory interface device comprising a host interface for interfacing with the number of host applications (col. 7 lines 62-64), a memory interface for interfacing with the memory device (col. 9 lines 43-47), and the memory interface further comprising an associated global second-level cache labeled 50 wherein each is mapable to the all of system's addressable memory included in shared main memory (col. 8 lines 3-11 and col. 8 line 57 through col. 9 line 29). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the storage device of Fradette is a content-addressable memory, and wherein the memory interface conforms to a content-addressable memory, as per teaching by the computer system of Bauman, because it improves address conflict detection and resolution system for a multiple processor data processing system.

Regarding claim 19, the limitations of the claim are rejected as the same reasons set forth in claim 3.

Art Unit: 2186

Regarding claim 35, the limitations of the claim are rejected as the same reasons set forth in claim 3.

8. Claims 6-7, 9-10, 12, 22-23, 25-26, 28, 38-39, 41-42 and 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fradette (US PAT. 6,606,698) in view of Hughes (US PAT. 5,784,582).

Regarding claim 6, Fradette differs from the claimed invention in not specifically teaches the control logic comprises monitoring logic, scheduling logic, memory interface logic, and result/status logic, wherein the monitoring logic is operably coupled to monitor the number of contexts for detecting memory access requests and providing the memory access requests to the scheduling logic, the scheduling logic is operably coupled to schedule memory access operations for the memory access requests, the memory interface logic is operably coupled to generate memory interface signals for interfacing with the memory device over the memory interface, and the result/status logic is operably coupled to provide result/status information to the number of host applications. However, Hughes teaches the control logic comprises monitoring logic (104, 105, 106 and 107 in figure 3), schedule logic (108, figure 3), memory interface logic (111, figure 3), result/status logic (110, figure 3), wherein the monitoring logic is operably coupled to monitor the number of contexts for detecting memory access requests and providing the memory access requests to the scheduling logic (col. 5 lines 37-56), the scheduling logic is operably coupled to schedule memory access operations for the memory access requests (col. 5 lines 63-66), the memory interface logic is operably coupled to generate memory interface signals fro interfacing with the memory device over the memory interface (col. 5 lines 50-54), and the

Art Unit: 2186

result/status logic is operably coupled to provide result/status information to the number of host applications (col. 5 lines 49-50). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the control logic of Fradette in having monitoring logic, scheduling logic, memory interface logic, and result/status logic, wherein the monitoring logic is operably coupled to monitor the number of contexts for detecting memory access requests and providing the memory access requests to the scheduling logic, the scheduling logic is operably coupled to schedule memory access operations for the memory access requests, the memory interface logic is operably coupled to generate memory interface signals for interfacing with the memory device over the memory interface, and the result/status logic is operably coupled to provide result/status information to the number of host applications, as per teaching by Hughes, because it provides a greater control over pipeline fullness and reduce the latency.

Regarding claim 7, Fradette discloses each context comprises a context register set (126, figure 4), and wherein the monitoring logic is operably coupled to monitor a predetermined register in each context register set to detect a memory access request (col. 4 lines 18-30 and col. 6 line 27 through col. 7 line 17).

Regarding claim 9, Hughes discloses the memory interface supports pipelining of memory access operations, and wherein the scheduling logic is operably coupled to pipeline a plurality of memory access requests over the memory interface (col. 2 lines 21-31 and col. 5 lines 63-66).

Art Unit: 2186

Regarding claim 10, Hughes discloses the scheduling logic is operably coupled to determine that a plurality of memory access requests conflict and execute at least one of the conflicting memory access requests as an atomic operation (col. 2 lines 44-56).

Regarding claim 12, Hughes discloses the result/status logic is operably coupled to correlate result/status information with its corresponding memory access request (col. 5 lines 49-50).

Regarding claim 22, the limitations of the claim are rejected as the same reasons set forth in claim 6.

Regarding claim 23, the limitations of the claim are rejected as the same reasons set forth in claim 7.

Regarding claim 25, the limitations of the claim are rejected as the same reasons set forth in claim 9.

Regarding claim 26, the limitations of the claim are rejected as the same reasons set forth in claim 10.

Regarding claim 28, the limitations of the claim are rejected as the same reasons set forth in claim 12.

Regarding claim 38, the limitations of the claim are rejected as the same reasons set forth in claim 6.

Regarding claim 39, the limitations of the claim are rejected as the same reasons set forth in claim 7.

Regarding claim 41, the limitations of the claim are rejected as the same reasons set forth in claim 9.

Art Unit: 2186

Regarding claim 42, the limitations of the claim are rejected as the same reasons set forth in claim 10.

Regarding claim 44, the limitations of the claim are rejected as the same reasons set forth in claim 12.

9. Claims 8, 11, 13-14, 24, 27, 29-30, 40, 43 and 45-46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fradette (US PAT. 6,606,698) and Hughes (US PAT. 5,784,582), further in view of Bauman et al (US PAT. 5,875,472 hereinafter Bauman).

Regarding claim 8, the combination of Fradette and Hughes differs from the claimed invention in not specifically teaches the predetermined register comprises an instruction register. However, Bauman teaches such (col. 8 lines 43-51). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the computer system of the combination of Fradette and Hughes in having the predetermined register comprises an instruction register, as per teaching of Bauman, because it improves address conflict detection and resolution system for a multiple processor data processing system.

Regarding claim 11, the combination of Fradette and Hughes differs from the claimed invention in not specifically teaches the scheduling logic is operably coupled to clear the pipeline in order to execute the conflicting memory access request as an atomic operation. However, Bauman teaches such (col. 16 line 42 through col. 17 line 38). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the computer system of the combination of Fradette and Hughes in having the scheduling logic is operably coupled to clear the pipeline in order to execute the conflicting memory access request

Art Unit: 2186

as an atomic operation, as per teaching of Bauman, because it improves address conflict detection and resolution system for a multiple processor data processing system.

Regarding claim 13, the combination of Fradette and Hughes differs from the claimed invention in not specifically teaches the result/status logic is operably coupled to store the result/status information for each memory access request in a corresponding context. However, Bauman teaches such (col. 9 lines 39-41). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the computer system of the combination of Fradette and Hughes in having the result/status logic is operably coupled to store the result/status information for each memory access request in a corresponding context, as per teaching of Bauman, because it improves address conflict detection and resolution system for a multiple processor data processing system.

Regarding claim 14, Bauman discloses each context comprises a validity indicator, and wherein the result/status logic is operably coupled to set the validity indicator in each context when the corresponding memory access is complete and the result/status information is available (col. 22 lines 31-35).

Regarding claim 24, the limitations of the claim are rejected as the same reasons set forth in claim 8.

Regarding claim 27, the limitations of the claim are rejected as the same reasons set forth in claim 11.

Regarding claim 29, the limitations of the claim are rejected as the same reasons set forth in claim 13.

Art Unit: 2186

Regarding claim 30, the limitations of the claim are rejected as the same reasons set forth in claim 14.

Regarding claim 40, the limitations of the claim are rejected as the same reasons set forth in claim 8.

Regarding claim 43, the limitations of the claim are rejected as the same reasons set forth in claim 11.

Regarding claim 45, the limitations of the claim are rejected as the same reasons set forth in claim 13.

Regarding claim 46, the limitations of the claim are rejected as the same reasons set forth in claim 14.

## Response to Arguments

10. Applicant's arguments with respect to claims 1-48 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Aronson et al. (US PAT. 6,128,673) discloses method and apparatus for communication and translation of a plurality of digital protocols (abstract).

Nair et al. (US PAT. 6,675,226) discloses network interface for industrial controller providing application programmer interface (col. 2 line 16 through col. 3 line 53).

Art Unit: 2186

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zhuo H Li whose telephone number is 703-305-3846. The examiner can normally be reached on Tue-Fri 9:00 a.m. to 6:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 703-305-3821. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2186

Page 15

Information regarding the status of an application may be obtained from the Patent 14. Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Zhuo H. Li Zhuo

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100